



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/584,301	05/31/2000	Frank P. Helms	1001-0119	3171

22120 7590 12/16/2003

ZAGORIN O'BRIEN & GRAHAM, L.L.P.
7600B N. CAPITAL OF TEXAS HWY.
SUITE 350
AUSTIN, TX 78731

EXAMINER

HO, THANG H

ART UNIT	PAPER NUMBER
----------	--------------

2188

DATE MAILED: 12/16/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/584,301

Applicant(s)

HELMS, FRANK P.

Examiner

Thang H Ho

Art Unit

2188

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 10/20/2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-33 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-33 is/are rejected.
- 7) ☒ Claim(s) 13-14 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____.
- 4) ☐ Interview Summary (PTO-413) Paper No(s). _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Response to Amendment

1. This Office Action is in response to applicant's amendment dated 10/20/2003. The applicant's remarks and amendment were considered with the results that follow.
2. Claims 1-34 are pending in this application for examination. Claims 1, 5, 8, 17, 21 and 30-31 have been amended, claim 34 has been cancelled and no new claim has been added. Therefore, claims 1-33 remain pending in the application.
3. The objection to the drawings is withdrawn due to the Amendment filed on 10/20/2003.
4. The objection to the claims 13 and 17 is withdrawn due to the Amendment filed on 10/20/2003.

Claim Objections

5. Claims 13 and 14 are objected to because of the following informalities:

As per claim 13, the recitation of "the poser savings state" should be changed to read -the power savings state--.

As per claim 14, the recitation of "provide the at least one" should be changed to read -provide at least one--.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

Art Unit: 2188

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

7. Claims 1-13 and 26-30 are rejected under 35 U.S.C. 102(e) as being anticipated by Baweja et al. (USPN: 6,212,599), hereinafter Baweja.

As per claims 1 and 26, Baweja discloses in figure 2 the method for supplying a self-refresh state of memory in a computer system, comprising: controlling at least one memory control signal (260) to the memory from a first integrated circuit (210) in the computer system according to an operational state; and supplying the memory control signal from a second memory controller (220) in the computer system when the computer system is in a power savings state (e.g. column 4, lines 34-36), to maintain memory in the self-refresh state.

As per claim 2, Baweja discloses the method as in claim 1 wherein the first integrated circuit (figure 2, element 210) is completely powered off during the power savings state (e.g. column 3, lines 54-56, column 4, lines 34-37 and column 59-61).

As per claims 3 and 27, Baweja discloses the method as in claim 1 wherein the power savings state is a suspend to RAM state (e.g. column 4, lines 20-32).

As per claim 4, Baweja discloses the method as in claim 1 wherein the memory control signal is a clock enable signal (e.g. column 5, lines 6-15).

As per claim 5, Baweja discloses the method as recited in 1 wherein the memory control signal is reset signal (e.g. column 6, lines 22-et seq.).

As per claim 28, claim is rejected supra with respect to claims 4 and 5.

As per claim 6, Baweja discloses the method as recited in claim 4 wherein the clock enable signal is low while the memory is maintained in the self-refresh state (e.g. column 5, lines 9-13).

As per claims 7 and 29, Baweja discloses the method as recited in claim 1 wherein the memory control signal is held at a first value to keep the memory in the self-refresh state (e.g. column 5, lines 13-14).

As per claims 8 and 30, Baweja discloses in figure 2 the method as recited in claim 1 further comprising isolating the first integrated circuit from the memory during the power savings state wherein the isolating circuit is inherently embedded within the memory system controller (200) in order for the second memory controller (220) to control the memory control signal (260); and isolating the first integrated circuit from the memory during the power savings state wherein the isolating circuit is inherently

embedded within the memory system controller (200) in order for the second memory controller (220) to control the memory control signal (260).

As per claim 9, Baweja discloses in figure 2 the method as recited in claim 8 wherein isolating further includes disabling a switch, wherein the switch capable of outputting high-impedance level is inherent in order to isolate the clock enable signals between the two memory controllers (210 and 220), coupling the memory control signal (260) from the first integrated circuit (210) to the memory (225) by driving a switch enable signal to a first predetermined value to turn off the switch, the switch enable signal being driven from the second memory controller (e.g. see also column 5, lines 16-22).

As per claim 10, Baweja discloses in figure 2 the method as in claim 9 further comprising driving a signal line which is coupled to the switch and is coupled to the memory control signal input (260) to the memory (element 225) to a predetermined logical level from the second memory controller (220), during the power savings state to control the memory control signal and wherein the signal line is driven at a high-impedance by the second memory controller (220) during the operational state (e.g. column 5, lines 16-22).

As per claim 11, Baweja discloses the method as in claim 10 wherein the switch enable signal is at a second predetermined value to turn on the switch during the operational state (e.g. column 5, lines 16-22).

As per claim 12, Baweja discloses in figure 2 the method as in claim 9 wherein the second memory controller (220) drives the signal line coupled to the switch and coupled to the memory control signal input (260) to the memory (225) before the switch

enable signal is driven to the first predetermined value to turn off the switch and wherein the switch enable signal is driven to the second predetermined value to turn on the switch before the second memory controller drives the signal at high impedance (e.g. column 5, lines 16-22).

As per claim 13, Baweja discloses in figure 2 the method as in claim 1 wherein the first integrated circuit (210) drives the memory control signal (260) at least a first logical level during the operational state and the second memory controller (220) drives the memory control signal (260) at a high impedance level during the operational state and wherein the first integrated circuit (210) is powered off during the power savings state and the second memory controller drives the memory control signal (260) at a second logical level during the power savings state, to keep the memory in the self-refresh state (e.g. column 3, lines 54-56, column 4, lines 34-37, column 59-61 and column 5, lines 16-22).

As per claims 14-25 and 31, the claims encompass the same scope of invention as to that of claims 1-13, however the claims are drafted as apparatus format rather than method format, the claims are therefore rejected for the same reasons as being set forth above with respect to claims 1-13.

Claim Rejections - 35 USC § 103

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person

Art Unit: 2188

having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. Claims 32 and 33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Baweja et al. (USPN: 6,212,599), hereinafter Baweja.

As per claims 32 and 33, Baweja discloses the system and method above.

However, Baweja does not specifically disclose the application of integrated circuit (IC) to dispose the memory control circuit, the second circuit and the CPU on one IC.

Nevertheless, it is well known in the art that IC technologies allow designers to fit multiple components including the memory control circuit, the second circuit and the CPU onto a single chip to prevent cross-signaling and to reduce access latency thereby improving the overall system performance. It would have been prima facie obvious for one skilled in the art at the time the invention was made to dispose the memory control circuit, the second circuit and the CPU on a single IC into the system and method by Baweja to generate the claimed invention with a reasonable expectation of success for the purpose stated above.

Response to Arguments

10. Applicant's arguments filed 10/20/2003 with respect to Claims 1, 8, 14, 21, 23-26 and 31 have been fully considered but they are not persuasive.

Applicants asserted:

- i. Baweja does not disclose:
 - (a) supplying at least one memory control signal to the memory from a first integrated circuit in the computer system according to an

operational state, and supplying the memory control signal from another location in the computer system when the computer system is in a power savings state.

- (b) isolating first memory controller 210 from memory.
- (c) a second circuit independent of the memory control circuit.
- (d) second means for controlling the system memory during a power savings state... the second means for holding an output terminal at a high impedance during the operational state.
- (e) memory controller 210 and suspend memory controller 220 are in separate power regions of an integrated circuit.
- (f) A reset signal that causes suspend memory controller 220 to keep the memory control signal at the logic level to maintain the memory in a self-refresh state.

ii. Claims 23-25 are not specifically addressed.

Examiner respectfully traverses Applicant's remarks for the following reasons:

- i. With respect to (a), Baweja discloses that control the clock enable signal CKE 260 is an output signal of a switch (AND logic 320) being supplied from the first memory controller 210 via controlling signal SDCKE 240 during the normal operation state [(FIG. 3, column 5, lines 1-15 "*... The SDCKE signal 240, generated by the first memory controller 210. The output of the AND logic circuit 320 is a CKE signal 330... is used to place the SDRAM into a self-refresh mode.*")]; and by the suspend memory controller 220 via controlling signal SCKE

during the power savings state (sleep mode) [(e.g. column 4, lines 34-37 “...during sleep mode, the first memory controller disconnected... and the suspend controller 220 acts as the memory controller.” and FIG. 3, column 5, lines 19-22 “The state machine 310 is responsible for maintaining the value of the SCKE signal during the sleep mode... ”)].

With respect to (b), Baweja discloses that memory controller 210 is completely powered off [(e.g. column 4, lines 34-37 “...during sleep mode, the first memory controller disconnected... and the suspend controller 220 acts as the memory controller”), column 3, lines 54-56 and column 59-61]; and the control signal SDCKE 240 is isolated (disconnected) from the SDRAM 225 by the switch (320) during the power savings state [(e.g. column 4, lines 34-37 “...during sleep mode, the first memory controller disconnected... and the suspend controller 220 acts as the memory controller.” and FIG. 3, column 5, lines 19-22 “The state machine 310 is responsible for maintaining the value of the SCKE signal during the sleep mode... ”)].

With respect to (c), Baweja discloses a second circuit (FIG. 2, suspend memory controller 220) independent of the memory control circuit (210) to provide memory control signal CKE 260 to the SDRAM 225 [(e.g. column 4, lines 34-37 “...during sleep mode, the first memory controller disconnected... and the suspend controller 220 acts as the memory controller.” and FIG. 3, column 5, lines 19-22 “The state machine 310 is responsible for maintaining the value of the SCKE signal during the sleep mode... ”)].

With respect to (d), Baweja discloses second means (FIG. 2, suspend memory controller **220**) for controlling the clock enable signal CKE to the system memory during a power savings state by holding the SCKE signal low thereby holding the output terminal of the AND logic low and maintaining the self-refresh during the power savings state when the first means is completely powered off [(e.g. column 4, lines 34-37 “...during sleep mode, the first memory controller disconnected... and the suspend controller **220** acts as the memory controller.” and FIG. 3, column 5, lines 1-22 “The state machine **310** is responsible for maintaining the value of the SCKE signal during the sleep mode...”)], the second means including means for holding an output terminal at a high impedance [(i.e. setting CKE high disabling the suspend memory controller **220** from controlling the SDRAM **225** and allowing the first memory controller **210** to control the SDRAM **225** via controlling signal SDCKE **240**)] during the operational state [(e.g. column 5, lines 3-19 “...The self-refresh mode is maintained by holding CKE low. The exit from self-refresh mode take place when the CKE signal goes high”)].

With respect to (e), Baweja clearly shows in FIG. 3 that the memory controller **210** is powered by MAINPWR **290** and the suspend memory controller **220** is powered by SUSPWR **295**. Thus, the two memory controllers are in separate power regions of an integrated circuit.

With respect to (f), Baweja discloses a reset signal (SCKE) that causes suspend memory controller **220** to keep the memory control signal (CKE) at the

Art Unit: 2188

logic level (low) to maintain the memory in a self-refresh state [column 5, lines 13-15 “...*The self-refresh mode is maintained by holding CKE low.*)].

ii. The claims 23, and 24-25 were not specifically addressed, however, the claims encompass the same scope of invention to those in claims 33 and 9-10, respectively. Therefore the claims were addressed and rejected for the same reasons set forth above with respect to claims 33 and 9-10.

In addition, with respect to claims 32-33, wherein the memory control circuit, the second circuit and the CPU are disposed on one integrated circuit, it is noted that according to In re Larson 144 USPQ 347, CCPA 1965, to make integral is not generally given patentable weight; in fact this decision was later upheld for the integration of electrical components onto a single medium according to In re Tomoyuki Kohno 157 USPQ 275, CCPA 1968; thus, for purposes of rejection, integration on the same chip is not seen to alter the scope of the present claim.

Therefore, the rejection of claims 1-33 is deemed to be proper. Baweja discloses each and every element recited within claims 1-33.

Conclusion

11. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thang H Ho whose telephone number is 703-305-1888. The examiner can normally be reached on Monday-Friday from 7:00 A.M. - 4:30 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on 703-306-2903. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-9600.

Thang Ho
Art Unit 2188
December 15, 2003

Kevin L. Ellis
Primary Examiner

Kevin L. Ellis